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Abstract
In this paper we describe the implementation of a K = 7,
R = 1/2 single-chip Viterbi decoder intended to operate at
10-20 Mbit/sec. We propose a general, regular and area
efficient floor-plan that is also suitable for implementation
of decoders for codes with different generator polynomials
or different values of K.
The Shume-Exchange type interconnection network is im¬
plemented by organizing the 64 processing elements to form
a ring. The ring is laid out in two columns, and the intercon¬
nections between non-neighbours are routed in the channel
between the columns. The interconnection network occupies
32 % of the area, and the global signals (including power)
occupy a further 10 %.
A test-chip containing a pair of processing elements has
been fabricated via NORCHIP (the Scandinavian CMOS IC
prototype implementation service). This chip has been fully
tested, and it operates correctly at speeds above 26 MHz un¬
der worst-case conditions (Vdd = 4.75 V and Ta = 70 °C).
1 Introduction
Convolutional coding with Viterbi decoding has become a
common technique to reduce the bit error rate on airborne
digital communication links.
For high information bit-rates (greater than 5 Mbit/sec),
decoders are based on fully parallel implementations of the
Viterbi algorithm. VLSI is the only adequate implementa¬
tion medium, but placement and routing of the processing
elements is known to be a difficult and area intensive task.
A number of specific designs have been reported [1], [2],
attempts have been made to find regular and area efficient
layout structures for the interconnection network [3], [4], [5]
and recently a commercial K = 7,R = 1/2 decoder operat¬
ing at 17 MHz has been announced [6].
2 The Viterbi decoding algorithm
In order to establish a notation and briefly introduce the
operation of the decoder, it is convenient to start by de¬
scribing the encoder. The encoder for the standardized
K 7, R 1/2 code [7] is shown in figure 1. It is a syn¬
chronous state machine with 1 input un 2 outputs a?lla?2i
and 64 states (figure 2).
Expansion of this diagram by drawing all states for each
clock cycle yields a lattice. The problem of decoding can
then be expressed as finding the path through the lattice
that most closely matches the received sequence as measured
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Constraint length: K 7
Code rate: R = 1/2
Memory depth: v 6 (i.e. 64 states)
Generator Polynomials: Gi = D° f D1 -f D2 f D3 + D6
G2 = D° + D2 f L>3 + D* \ D6
Figure 1: Encoder for the K = 7, R = 1/2 code [7].
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Figure 2: State graph for the K = 7, R = 1/2 encoder,
a G [0,31]. Output xxx2 is a function of a.
by a calculated Path Metric [8, chap. 6]. This involves 3
steps normally performed by 3 circuit blocks:
1. Branch Metric Computation From the received bit
pair (normally a pair of 3 bit "soft decisions") four
Branch Metrics (DM) are calculated. They express
the error assuming that the transmitted bit pair was
00, 01, 10 or 11 respectively.
2. Path Metric Updating and Storage For every re¬
ceived bit-pair the Path Metric (PM) associated with
each state is updated:
For the two paths entering a node (state)
the accumulated Path Metric is calculated
by adding the BM associated with the state
transition, and the PM of the pieceeding
node (state). The smaller of the two is stored
as the new PM of the node (state).
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A parallel implementation of the K 7 algorithm
consists of 64 such Add-Comparc-Selcct processing ele
merits (AC'S elements), and in every clock interval each
of these outputs a decision.
3. Path storage and output sequence selection Finally,
from the 04 surviving paths represented hy the stored
decisions made by the ACS-elements the output se
quenco is calculated hy a back track method.
3 VLSI implementation the wiring problem
In a fully parallel VLSI decoder the ACS elements and their
interconnection take up the majority of the chip area, and
minimizing the wiring area is an important and also difficult
task. The wiring can be giouped iii two categories:
Global signals that have to be distributed to all the ACS-
elements. These are Branch Meines, clocks signals
and power supply.
The Path Metric interconnection network, illustrated
in figure 3, for a K'. 4 code. In this simple case the
interconnection network consist of 16 PM-busses. For
K 7 the 64 nodes (ACS elements) are connected by
128 PM busses.
Output Connected input
of to of
Double
ACS
element
CHO
Figure 3: Path Metric interconnection network (AT 4).
it is a well known practice to implement the ACS elements
in pairs, as they share the same PM inputs two by two (fig
ure 3). This reduces the interconnection problem by a factor
of two, i.e. the number of "global" PM busses is reduced by
a factor of two. Fut her optimization attempts to arrange the
double ACS elements (DACS elements) in such a way that
most communication is between neighbours or near neigh¬
bours.
It appears that, for parallel implementations of the algo
rit hm, only two systematic approaches have been reported
in the literature [3], [5j: th^ Shuffle-Exchange (SE) and the
Cycle-Connecfed-Cvbcs (CCC), of which the latter "contains
even more interprocessor wiring area, but has some applica
lions of its own" [3]. The work reported in [3] deals onlv with
the PM interconnection network, and the area efficiency is
discussed in terms of the so-called Thomson model a grid
model assuming that the size of (he processing elements
equals the width of the PM busses entering and leaving the
element.
However, in a Viterbi decoder the processing elements are
much larger than the width of the PM busses, and prehmi
nary results from ongoing M.Sc. thesis work show that the
SB and the CCC structure has limited practical relevance
for VLSI implementation of Viterbi decoders, because:
. direct implementation of the proposed interconnection
graphs results in large "white areas", and because
. attempts to squeeze the layout result in an mist ruc
tared and area inefficient implementation of the inter
connection graph.
4 Floor-plan
In our design we followed a more pragmatic "divide and con¬
quer" strategy. We tried to optimize both the PM-intercon-
nection network and the distribution of global signals, and
we expressed layout-area in terms of real square-millimeters.
We found that the DACS-elements could be laid out form¬
ing one directed cycle, in which one of the two outgoing PM-
busses of a DACS element connects directely to the neigh¬
bour. By organizing the ring as two columns, routing of the
remaining half of the PM busses can be done in the channel
between the columns. This structure is shown in figure 4,
and a more detailed floor plan of a DACS-element is shown
in figure 5. The required interconnections are derived from
figure 2, and the placement of the DACS-elements shown
in figure 4 is the result of an exhaustive search. This is
explained in more detail below.
Figure 4: Floor plan of the complete ACS-block.
The structure shown in figure 4 and figure 5 has a number
of advantages and points to note:
. Routing of the PM busses is done in one global and 32
local channels.
. The ACS element whose output connects to the neigh
hour is placed outermost, allowing the two outgoing
PM busses to share a track in the local channel.
. By careful placement of the nodes, routing of (he 32
PM busses in the global channel has been reduced to
11 vertical PM-bus tracks.
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Figure 5: Floor-plan of a DACS-element.
. The 64 decision signals are available at the periphery
of the structure. Also, the global clock signals connect
here.
. The BM-busses and power rails run vertically, through
each of the four columns of (single) ACS-elements, and
are integrated in the bit-slice implementation of the
ACS elements.
. Codes with different generator polynomials can easily
be implemented by reprogramnung of contacts/vias to
the global BM busses.
. Buffers between the global and the local channels re¬
duce the maximal wire length.
Optinuzation of the global PM channel involves:
1. Generating all possible rings.
By exhaustive search we have found the following fig¬
ures:
No. of
K DACS elements
16
32
64
No. of
rings
î
2
16
2048
unknown
2. Generating all possible channel routing tasks by cycli
cally shifting the rings one place at a time. Because of
symmetry, 16 possible placements exist for each ring.
3. Solving all the generated tasks and selecting a sohlt ion
with the smallest possible number of vertical tracks.
It should be noted, that the task of generating the rings is
equivalent to the problem of finding "Hamilton Cycles" in
directed graphs. However, we do not know of any general
solution for the Viterbi decoder interconnection graph.
5 Implementation
Both the functional and the circuit design is rather straight¬
forward:
. We use 7-bit Path Metrics, 4-bit Branch Metrics and
renornialization at 64. Each ACS element contains a
9-bit register: 7 bits for the PM, 1 bit for the decision
and 1 bit for an "initialization-flag". The operation
of the ACS-block is controlled by a two bit function
code:
Function
Clear
Test
Initialize
Normal
Description
Sets the contents of all registers to 0
Connects the registers into a scan path
If "flag" then PM = 64
Normal ACS-operation
A 7-bit Path Metric allows for extensions to rate R
1/3 or R 1/4 codes, but reduction to a 5 bit Path
Metric is straightforward, because of the bit slice st ruc
ture.
. The whole circuit is implemented using static circuit ry,
except for the global renormalization calculation. The
adders and comparators use ripple carry propagation[10, figures 8.2, 8.4, 8.5]. This is a simple, but also fast
solution, because the comparator starts calculating as
soon as the least significant bits of the sums are cal
culated. The total delay oqiials 9 circuit stages from
inputs to decision. A two-phase non overlapping clock
is used (but the chips can also operate on a single clock
phase and its complement).
A chip containing the described ACS-block as well as a 62
bit deep back track block has been designed. The designs
are currently being laid out using the MAGIC design system[9] and NOR CHIP's simplified design rules for a family of
2-micron CMOS N-well processes. The two blocks wdl be
fabricated on separate chips during summer 1989, and the
final chip containing both blocks is expected to be fabricated
at the end of 1989.
A prototype chip containing a complete DACS element in
eluding the local channel and the necessary environment for
testing the renormalization has been fabricated via NOR-
CHIP (november 1988) at European Silicon Structures Jn
corporated [11], [12]. A microphotograph of the DACS
element, for comparison with figure 5, is shown in figure 6.
The chip works correctly and runs at speeds above 26 MHz
under worst-case conditions (Vpp 4.75 V and T¿ = 70 °C).
This figure includes the delay in the local channel and in the
buffers between the global and the local channel.
A number of area measures for (he ACS-block are listed
below:
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Figure 6: Microphotograph of the prototype DACS-element.
Dimensions:
Complete ACS block
Global I'M channel
Column of 10 DACS elements
DACS element incl. local channel
Local PM-channel
Single ACS-element
height width
(microns)
7750 5097
7750
7750
491
2303
483 2303
126
357
2167
1015
Percentage wiring area:
Global PM-channel
Local PM channels
UM and power "slices"
Total
9.6%
22.0 %
10.5 %
42.1 %
Transistor density:
The transistor density in the remaining area is 2100
transistors per mm2
6 Conclusions
We have presented the door plan and implementation of the
Add-Compare-Select processing elements of a fully parallel
A' 7,1! = 1/2 Viterbi decoder. The proposed two-column
ring organization constitutes a regular layout structure, in
which the wiring area accounts for 42 % of the total area.
In addition, the structure described is suitable for codes
with durèrent values of A'. This is because the global chan¬
nel only takes up about 1/4 of the wiring-area (for A' = 7),
meaning that the wiring area is relatively insensitive to vari¬
ations in A". The wiring can therefore be expected to take
tip about 40-45 % of the area of the complete ACS-block,
for values of Ii ranging from A' 5 to A' 8.
The fabricated prototype DACS-chip operates at 26 MHz
under worst case conditions. Taking into account the sig
nal propagation delay in the global channel, speeds of 20-
25 MHz arc expected for the complete ACS-block.
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